#### SN54ACT16244, 74ACT16244 **16-BIT BUFFERS/LINE DRIVERS** WITH 3-STATE OUTPUTS SCAS116B - MARCH 1990 - REVISED APRIL 1996

SN54ACT16244 . . . WD PACKAGE **Members of the Texas Instruments** 74ACT16244 . . . DGG OR DL PACKAGE *Widebus*<sup>™</sup> Family (TOP VIEW) Inputs Are TTL-Voltage Compatible 48 20E 3-State Outputs Drive Bus Lines or Buffer 1OE Memory Address Registers 1Y1 2 47 1A1 1Y2 🛛 3 46 🛛 1A2 Flow-Through Architecture Optimizes 45 🛛 GND GND 4 **PCB** Layout 1Y3 **[**5 44 🛛 1A3 Distributed V<sub>CC</sub> and GND Pin 43 **1**A4 1Y4 6 **Configurations Minimize High-Speed** V<sub>CC</sub> []7 42 VCC Switching Noise 2Y1 8 41 2A1 **EPIC<sup>™</sup>** (Enhanced-Performance Implanted 40 **2**A2 2Y2 9 CMOS) 1-um Process GND 110 39 GND 500-mA Typical Latch-Up Immunity at 2Y3 🚺11 38 2A3 125°C 4 • **Package Options Include Plastic Shrink** 1 Small-Outline (DL) and Thin Shrink 2 Small-Outline (DGG) Packages, and 380-mil D Fine-Pitch Ceramic Flat (WD) Packages 3 Using 25-mil Center-to-Center Pin Spacings 4 description 2 The SN54ACT16244 and 74ACT16244 are 16-bit D


buffers/line drivers designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. They can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. The devices provide true outputs and symmetrical  $\overline{OE}$  (active-low) output-enable inputs.

| 2Y4             | 12 | 37 | 2A4             |
|-----------------|----|----|-----------------|
| 3Y1             | 13 | 36 | 3A1             |
| 3Y2             | 14 | 35 | 3A2             |
| GND             | 15 | 34 | ] GND           |
| 3Y3             | 16 | 33 | 3A3             |
| 3Y4             | 17 | 32 | 3A4             |
| V <sub>CC</sub> | 18 | 31 | V <sub>CC</sub> |
| 4Y1             |    | 30 | 4A1             |
| 4Y2             | 20 | 29 | 4A2             |
| GND             | 21 | 28 | ] GND           |
| 4Y3             | 22 | 27 | ] 4A3           |
| 4Y4             | 23 |    | 4A4             |
| 4OE             | 24 | 25 | 30E             |

The 74ACT16244 is packaged in TI's shrink small-outline package, which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54ACT16244 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74ACT16244 is characterized for operation from -40°C to 85°C.

| (each driver) |     |        |  |  |  |  |  |  |
|---------------|-----|--------|--|--|--|--|--|--|
| INP           | JTS | OUTPUT |  |  |  |  |  |  |
| OE            | Α   | Y      |  |  |  |  |  |  |
| L             | Н   | Н      |  |  |  |  |  |  |
| L             | L   | L      |  |  |  |  |  |  |
| н             | Х   | Z      |  |  |  |  |  |  |





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1996, Texas Instruments Incorporated

# SN54ACT16244, 74ACT16244 16-BIT BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS SCAS116B – MARCH 1990 – REVISED APRIL 1996


### logic symbol<sup>†</sup>

|                   |    |          |   |        | 1  |            |
|-------------------|----|----------|---|--------|----|------------|
| 1 <mark>0E</mark> | 1  | EN1      |   |        |    |            |
| 2 <mark>0E</mark> | 48 | EN2      |   |        |    |            |
| 3 <mark>0E</mark> | 25 | EN3      |   |        |    |            |
| 4 <u>0</u> E      | 24 | EN4      |   |        |    |            |
| 40L               |    | Ľ"*      |   |        |    |            |
| 1A1               | 47 | ┎┖━━     | 1 | 1▽     | 2  | 1Y1        |
| 1A2               | 46 | <u> </u> | - | - •    | 3  | 1Y2        |
| 1A3               | 44 | <u> </u> |   |        | 5  | 1Y3        |
| 1A4               | 43 | <u> </u> |   |        | 6  | 1Y4        |
| 2A1               | 41 | <u> </u> | 1 | 2 ▽    | 8  | 2Y1        |
| 2A2               | 40 |          |   | - •    | 9  | 2Y2        |
| 2A2               | 38 | <u> </u> |   |        | 11 | 212<br>2Y3 |
|                   | 37 |          |   |        | 12 |            |
| 2A4               | 36 | <u> </u> | 1 | 3 ▽    | 13 | 2Y4        |
| 3A1               | 35 | <b> </b> | 1 | ა∨<br> | 14 | 3Y1        |
| 3A2               | 33 | <b> </b> |   |        | 16 | 3Y2        |
| 3A3               | 32 |          |   |        | 17 | 3Y3        |
| 3A4               | 30 | <b> </b> |   | 4      | 19 | 3Y4        |
| 4A1               | 29 |          | 1 | 4 ▽    | 20 | 4Y1        |
| 4A2               | 27 | <b> </b> |   |        | 22 | 4Y2        |
| 4A3               | 26 | <b> </b> |   |        | 23 | 4Y3        |
| 4A4               |    |          |   |        |    | 4Y4        |

<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



#### logic diagram (positive logic)



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

| Supply voltage range, V <sub>CC</sub>  | –0.5 V to 7 V                     |
|--|-----------------------------------|
| Input voltage range, V <sub>I</sub> (see Note 1)   | –0.5 V to V <sub>CC</sub> + 0.5 V |
| Output voltage range, V <sub>O</sub> (see Note 1)  | –0.5 V to V <sub>CC</sub> + 0.5 V |
| Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ )                            | ±20 mA                            |
| Output clamp current, $I_{OK}$ (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> ) | ±50 mA                            |
| Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$                            | ±50 mA                            |
| Continuous current through V <sub>CC</sub> or GND  | ±400 mA                           |
| Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2): DGG packag | e0.85 W                           |
| DL package   | 1.2 W                             |
| Storage temperature range, T <sub>stg</sub>  | –65°C to 150°C                    |

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.



#### SN54ACT16244, 74ACT16244 16-BIT BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS SCAS116B – MARCH 1990 – REVISED APRIL 1996

recommended operating conditions (see Note 3)

|                       |                                    | SN54ACT16244 |     | 74ACT | UNIT |      |
|-----------------------|------------------------------------|--------------|-----|-------|------|------|
|                       |                                    | MIN          | MAX | MIN   | MAX  | UNIT |
| VCC                   | Supply voltage (see Note 4)        | 4.5          | 5.5 | 4.5   | 5.5  | V    |
| VIH                   | High-level input voltage           | 2            |     | 2     |      | V    |
| VIL                   | Low-level input voltage            |              | 0.8 |       | 0.8  | V    |
| VI                    | Input voltage                      | 0            | VCC | 0     | VCC  | V    |
| VO                    | Output voltage                     | 0            | VCC | 0     | VCC  | V    |
| ЮН                    | High-level output current          |              | -24 |       | -24  | mA   |
| IOL                   | Low-level output current           |              | 24  |       | 24   | mA   |
| $\Delta t / \Delta v$ | Input transition rise or fall rate | 0            | 10  | 0     | 10   | ns/V |
| Т <sub>А</sub>        | Operating free-air temperature     | -55          | 125 | -40   | 85   | °C   |

NOTES: 3. Unused inputs should be tied to  $V_{CC}$  through a pullup resistor of approximately 5 k $\Omega$  or greater to prevent them from floating.

4. All V<sub>CC</sub> and GND pins must be connected to the proper voltage supply.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| DADAMETED                  |   |       | T <sub>A</sub> = 25°C |      | SN54ACT16244 |      | 74ACT16244 |      |      |      |
|----------------------------|---|-------|-----------------------|------|--------------|------|------------|------|------|------|
| PARAMETER                  | TEST CONDITIONS   | Vcc   | MIN                   | TYP  | MAX          | MIN  | MAX        | MIN  | MAX  | UNIT |
|                            | 1   | 4.5 V | 4.4                   |      |              | 4.4  |            | 4.4  |      |      |
| Vou                        | I <sub>OH</sub> = -50 μA                                      | 5.5 V | 5.4                   |      |              | 5.4  |            | 5.4  |      |      |
|                            | I <sub>OH</sub> = -24 mA                                      | 4.5 V | 3.94                  |      |              | 3.7  |            | 3.8  |      | V    |
| VOH                        | 10H = -24  mA   | 5.5 V | 4.94                  |      |              | 4.7  |            | 4.8  |      | v    |
|                            | $I_{OH} = -50 \text{ mA}^{\dagger}$                           | 5.5 V |                       |      |              | 3.85 |            |      |      |      |
|                            | $I_{OH} = -75 \text{ mA}^{\dagger}$                           | 5.5 V |                       |      |              |      |            | 3.85 |      |      |
|                            | I <sub>OL</sub> = 50 μA                                       | 4.5 V |                       |      | 0.1          |      | 0.1        |      | 0.1  | V    |
|                            |   | 5.5 V |                       |      | 0.1          |      | 0.1        |      | 0.1  |      |
|                            | I <sub>OL</sub> = 24 mA                                       | 4.5 V |                       |      | 0.36         |      | 0.5        |      | 0.44 |      |
| VOL                        |   | 5.5 V |                       |      | 0.36         |      | 0.5        |      | 0.44 |      |
|                            | $I_{OL} = 50 \text{ mA}^{\dagger}$                            | 5.5 V |                       |      |              |      | 1.65       |      |      |      |
|                            | $I_{OL} = 75 \text{ mA}^{\dagger}$                            | 5.5 V |                       |      |              |      |            |      | 1.65 |      |
| Ц                          | $V_I = V_{CC}$ or GND   | 5.5 V |                       |      | ±0.1         |      | ±1         |      | ±1   | μA   |
| IOZ                        | $V_{O} = V_{CC}$ or GND                                       | 5.5 V |                       |      | ±0.5         |      | ±10        |      | ±5   | μA   |
| ICC                        | $V_{I} = V_{CC} \text{ or GND},  I_{O} = 0$                   | 5.5 V |                       |      | 8            |      | 160        |      | 80   | μA   |
| $\Delta I_{CC}^{\ddagger}$ | One input at 3.4 V,<br>Other inputs at GND or V <sub>CC</sub> | 5.5 V |                       |      | 0.9          |      | 1          |      | 1    | mA   |
| Ci                         | $V_I = V_{CC}$ or GND   | 5 V   |                       | 4.5  |              |      |            |      |      | pF   |
| Co                         | $V_{O} = V_{CC}$ or GND                                       | 5 V   |                       | 13.5 |              |      |            |      |      | pF   |

<sup>†</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

<sup>‡</sup>This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.



#### SN54ACT16244, 74ACT16244 **16-BIT BUFFERS/LINE DRIVERS** WITH 3-STATE OUTPUTS SCAS116B - MARCH 1990 - REVISED APRIL 1996

## switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

|                  |                 |                | SN54ACT16244<br>T <sub>A</sub> = 25°C MIN MAX |     |      |     |      |      |
|------------------|-----------------|----------------|---|-----|------|-----|------|------|
| PARAMETER        | FROM<br>(INPUT) | TO<br>(OUTPUT) |   |     |      |     | MAV  | UNIT |
|                  | (111 01)        | (001101)       | MIN TYP MAX                                   | WAA |      |     |      |      |
| <sup>t</sup> PLH | ٨               | V              | 4   | 6.5 | 8.5  | 3   | 10.3 | 20   |
| <sup>t</sup> PHL | A               | T              | 3.4   | 6.3 | 8.7  | 3.4 | 10.1 | ns   |
| <sup>t</sup> PZH | ŌĒ              | V              | 3   | 5.8 | 8.1  | 3   | 10.5 | 20   |
| <sup>t</sup> PZL |                 | T              | 3.7   | 6.7 | 9.3  | 3.7 | 11   | ns   |
| <sup>t</sup> PHZ | ŌĒ              | V              | 5.4   | 8.1 | 11.5 | 5.4 | 13   | ns   |
| <sup>t</sup> PLZ | UE              | I              | 5   | 7.5 | 9.5  | 5   | 10.9 | 115  |

## switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

| PARAMETER        |                 |                |                               | 74/ | ACT162 | 44     |      |      |
|------------------|-----------------|----------------|-------------------------------|-----|--------|--------|------|------|
|                  | FROM<br>(INPUT) | TO<br>(OUTPUT) | T <sub>A</sub> = 25°C MIN MAX |     |        |        |      | UNIT |
|                  | (INI 01)        | (001101)       | MIN                           | TYP | MAX    | IVIIIN | MAX  |      |
| <sup>t</sup> PLH | ۸               | V              | 4                             | 6.5 | 8.5    | 4      | 9.4  | ns   |
| <sup>t</sup> PHL | A               | T              | 3.4                           | 6.3 | 8.7    | 3.4    | 9.5  | 115  |
| <sup>t</sup> PZH | ŌĒ              | V              | 3                             | 5.8 | 8.1    | 3      | 8.9  | ns   |
| <sup>t</sup> PZL |                 | Ι              | 3.7                           | 6.7 | 9.3    | 3.7    | 10.3 | 115  |
| <sup>t</sup> PHZ | OE              | V              | 5.4                           | 8.1 | 10.3   | 5.4    | 11.3 | ns   |
| tPLZ             | UE              |                | 5                             | 7.5 | 9.5    | 5      | 10.3 | 115  |


### operating characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$

| PARAMETER                                     |                               |                                   | TEST CO                 | TYP       | UNIT |
|---|-------------------------------|-----------------------------------|-------------------------|-----------|------|
| C <sub>pd</sub> Power dissipation capacitance | Outputs enabled               | C <sub>1</sub> = 50 pF. f = 1 MHz |                         | 39        | ~ [  |
|   | Power dissipation capacitance | Outputs disabled                  | C <sub>L</sub> = 50 pF, | t = 1 MHz | 11   |



### SN54ACT16244, 74ACT16244 16-BIT BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS

SCAS116B - MARCH 1990 - REVISED APRIL 1996



#### PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

- Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub> = 3 ns, t<sub>f</sub> = 3 ns.

D. The outputs are measured one at a time with one input transition per measurement.





#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated